A1.4 Terminology

This section summarizes terms that are used in this specification, and are defined in the *Glossary*, or elsewhere. Where appropriate, terms listed in this section link to the corresponding glossary definition.

A1.4.1 AXI components and topology

The following terms describe AXI components:

- *Component*.
- *Master component*.
- *Slave component*. Slave components include *Memory slave component*s and *Peripheral slave component*s.
- *Interconnect component*.

For a particular AXI transaction, *Upstream* and *Downstream* refer to the relative positions of AXI components within the AXI topology.

A1.4.2 AXI transactions, and memory types

When an AXI master initiates an AXI operation, targeting an AXI slave:

- the complete set of required operations on the AXI bus form the AXI *Transaction*
- any required payload data is transferred as an AXI *Burst*
- a burst can comprise multiple data transfers, or AXI *Beat*s.

A1.4.3 Caches and cache operation

This specification does not define standard cache terminology, that is defined in any reference work on caching. However, the glossary entries for *Cache* and *Cache line* clarify how these terms are used in this document.

A1.4.4 Temporal description

The AXI specification uses the term *In a timely manner*.

Copyright © 2003, 2004, 2010, 2011 ARM. All rights reserved.
Non-Confidential

Copyright © 2003, 2004, 2010, 2011 ARM. All rights reserved.
Non-Confidential

Chapter A2
Signal Descriptions

This chapter introduces the AXI interface signals. Most of the signals are required for both AXI3 and AXI4 implementations of the protocol, and the tables summarizing the signals identify the exceptions. This chapter contains the following sections:

- *Global signals* on page A2-28
- *Write address channel signals* on page A2-29
- *Write data channel signals* on page A2-30
- *Write response channel signals* on page A2-31
- *Read address channel signals* on page A2-32
- *Read data channel signals* on page A2-33
- *Low-power interface signals* on page A2-34.

Later chapters define the signal parameters and usage.

Copyright © 2003, 2004, 2010, 2011 ARM. All rights reserved.
Non-Confidential